seems like it's none of the above. instead it was a clock timing problem; i was sampling the ADC inputs at the wrong time. my current best explanation for what's happening: the FPGA gets the ADC clock, but it needs to sample 8ns after the edge to get good data. so what they currently do is insertin...